VIỆN ĐIỆN TỬ - VIỄN THÔNG

School of Electronics and Telecommunications

Vietnamese-VNEnglish (United Kingdom)
Các đơn vị

Nguyễn Đức Minh

 

 

Họ và tên: PGS. TS. Nguyễn Đức Minh
Địa chỉ nơi làm việc:
Room 401, Building C9, No. 1 Dai Co Viet, Hai Ba Trung, Hanoi, Vietnam
Website:
Tel:
+84 4 36 69 22 42
Fax:
+84 4 38 69 22 41

 

Các môn giảng dạy:

-          Computer architecture (undergraduate course)

-          Synthesis and Optimization Digital Circuit (undergraduate course)

-          Functional Hardware Verification (master course)

Hướng nghiên cứu:

-          Digital Systems Design

-          IC Design for Communication System

-          Embedded  System Co-Design

-          Formal Verification of SoC and Embedded Systems

Các công trình NC đã công bố

 

1) M.D. Nguyen, M. Wedler, D. Stoffel, W. Kunz: "Formal Hardware/Software Co-Verification by Interval Property Checking with Abstraction", 48th Proc. Design Automation Conference, Jun. 05-10 2011, San Diego, USA (best paper candidate)

2) M. D. Nguyen, M. Thalmaier, M. Wedler, D. Stoffel, W. Kunz: "A Re-Use Metholodology for SoC Protocol Compliance Verification using a Bounded Circuit Model", in Borrione, Dominique (Ed.), Advances in Design Methods from Modeling Languages for Embedded Systems and SoC’s, Springer, 2010, ISBN 978-90-481-9303-5.

3) M. Thalmaier, M. Nguyen, M. Wedler, D. Stoffel, W. Kunz:"Analyzing k-step induction to compute invariants for SAT-based property checking", 13. GI/ITG/GMM Workshop Modellierung und Verifikation, Dresden, Feb. 2010.

4) M. Thalmaier, M. Nguyen, M. Wedler, D. Stoffel, J. Bormann, W. Kunz: "Analyzing k-step induction to compute invariants for SAT-based property checking", 47th Proc. Design Automation Conference, Jun. 13-18 2010, Anaheim, USA. (best paper candidate)

5) M. D. Nguyen, M. Thalmaier, M. Wedler, D. Stoffel, W. Kunz: "A Re-Use Metholodology for SoC Protocol Compliance Verification using a Bounded Circuit Model", Forum on Specification and Design Languages, Sep. 22-24 2009, Sophia Antipolis, France.

6) M. Nguyen, M. Thalmaier, M. Wedler, D. Stoffel, W. Kunz: "Recorder-based SoC Protocol Compliance Verification", 12. GI/ITG/GMM Workshop Modellierung und Verifikation, Berlin, S.57 -66, ISBN 978-3-7983-2118-2, Mar. 2009.

7) M. D. Nguyen, M. Thalmaier, M. Wedler, D. Stoffel, W. Kunz: "Unbounded Protocol Compliance Verification using Interval Property Checking with Invariants", IEEE Transactions on Computer-Aided Design of Circuits and Systems, November 2008.

8) M. Braun, H. Eveking, M. Schickel, M. Nguyen, W. Kunz: "Methoden  zur Verifikation von Kommunikationsstrukturen", Tagungsband GI/ITG/GMM-Workshop Methoden und Beschreibungs­sprachen zur Modellierung und Verifikation von Schaltungen und Systemen, März 2007, Erlangen

9) M. Thalmaier, M. D. Nguyen, M. Wedler, D. Stoffel, W. Kunz: "Formale Verifikation von SoC Protokollimplementierungen", Tagungsband 1.GMM/GI/ITG-Fachtagung Zuverlässigkeit und Entwurf, Mar. 26-28 2007, Munich, Germany

10) M. D. Nguyen, D. Stoffel, M. Wedler, W. Kunz: "Transition-by-Transition FSM Traversal for Reachability Analysis in Bounded Model Checking", Proc. International Conference on Computer Aided Design, Nov. 6-10 2005, San Jose, USA

11) M. D. Nguyen, D. Stoffel, W. Kunz: "Enhancing BMC-based Protocol Verification Using Transition-By-Transition FSM Traversal", 303-307, NFORMATIK 2005 - Informatik LIVE! Band 1, Beiträge der 35. Jahrestagung der Gesellschaft für Informatik e.V. (GI), Bonn, Sep. 19-22 2005, Bonn, Germany

Các sách đã xuất bản

 

Học viên cao học đang hướng dẫn

  1. Vũ  Xuân Hiệp, “MIPS Processor Verification”
  2. Nguyễn Văn Chung, “DDR2 Controller Verification”
  3. Nguyễn  Khắc Thành, “LIN Device Driver Verification”

 

Nghiên cứu sinh đang hướng dẫn

 

Các thông tin khác (nếu có)

Reseach topics for master and PhD students

1)      Design of baseband processors in OFDM, OFDM Mimo, UWB system.

2)      Design of ICs and embedded systems for video and audio encodder/decoder for  new generation mobile networks

3)      Research and development of  formal verification algorithm and methodology for digital SoC and embedded systems.